The DRAM interface and the PHY (why a DDR3+ interface must be tuned at boot)(github.com)
23 points by peter_d_sherman | 5 comments
A chapter of the LiteDRAM manual on GitHub explaining the FPGA-to-DRAM interface, signals, strobes, fly-by topology, leveling, termination, and the PHY.